California State University, Northridge

Department of Electrical & Computer Engineering



ECE 526L

Lab 4 Report


By

Avinash Damse

CSUN ID- 203131064

**1: Introduction**

The objective of this lab is to build Verilog model for 8-Bit Register using an edge triggered D Flipflop which I have already implemented in Lab 3 and verify the functionality of 8 Bit register.



Here we have to use one more module that is MUX2\_1 and DFF wich we already used in LAB3.

### **Delays :** These are the delay we are going to use for this Lab 4

|  |  |
| --- | --- |
| Primary\_out | 2.0 ns |
| Fan\_out\_1 | 0.5 ns |
| Fan\_out\_2 | 0.8 ns |
| Fan\_out\_3 | 1.0 ns |
| Time\_delay\_1 | 3 ns |
| Time\_delay\_2 | 4 ns |
| Time\_delay\_3 | 5 ns |

**2: Procedure**

**a. Part 1: Creating MUX2\_1 Module**

In this lab I have created a MUX2\_1 module for 2 to 1 multiplexer. Inside the module I have assigned “A, B and SEL” as input variables and “OUT” as output variables. Then I performed “NOT”, two “AND” and “OR”operations according to the circuit of 2\_1 MUX. After completing the code I ended the module using and saved the file with name “MUX2\_1.v”.

**b. Part 2: Creating Register Module**

In this lab I have created a module of a given Register circuit. Inside the module I have assigned “CLK, ENA, RST and DATA” as input variables and “R” as output variables. Then I performed operations using MUX2\_1 module and D Flipflop which I created for LAB3 . After completing the code I ended the module using and saved the file with name “REGISTER.v”.

**c. Part 3: Creating REG\_test Module**

I have written the test bench for the REGISTER module code after creating my module. We require test bench just to make sure that the module we have created is working properly. In this lab, I have written the test bench and saved the file as “REG\_test.v”.



**d. Part 4: Creating “.f ” file for execution.**

I have created Lab4.f file and wrote “vcs -debug -full64 SR\_Latch2.v DFF.v MUX2\_1.v REGISTER.v REG\_test.v” command in that file.

Now using “chmod +x Lab4.f” followed by “./Lab4.f” command I executed the file.

**e. Part 5: Simulation**

After an execution of all modules, I have run the command “simv” for simulation.





**e. Part 5: Creating Log File**

After running the simulation I created the log file using the “simv -l Lab4.log” command.

**f. Part 6: Seeing the waveform.**

After creating the log file I opened the DVE using “dve -full64 &” command to see the waveforms.





**Lab report question**

**What is the maximum operating frequency for your circuit?**

The Longest delay of DFF is 43.1 ns.

The Longest Delay of MUX is 14.5 ns.

Total Delay of whole circuit = 57.6 ns.

The maximum operating frequency for circuit is=1/ longest delay

**= 1/57.6**

**= 0.01736x 109 Hz**

**= 1.7 x 107 Hz**

**Conclusion:**

The 8-bit register designed in this experiment was verified for its asynchronous reset function as well as its synchronous enable line. The calculated maximum operating frequency also corresponded to the timing simulation of the design.

Exceeding the maximum operating frequency produces a random propagation of the software construct ‘X’, or unknown, through the output.

I hereby attest that this lab report is entirely my own work. I have not copied either code or text from anyone, nor have I allowed or will I allow anyone to copy my work.

Name (printed) Avinash Damse

Name(signed) Date : 09-03-2023

